• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A circuit and method for a memory cell with a vertical transistor and a trench capacitor. The cell includes an access transistor that is formed in a pillar of a single crystal semiconductor material. The transistor has vertically aligned first and second source/drain regions and a body region. The transistor also includes a gate that is formed along a side of the pillar. A trench capacitor is also included in the cell. A first plate of the trench capacitor is formed integral with the first source/drain region. A second plate is disposed adjacent to the first plate and separated from the first plate by a gate oxide.
    公开号:US20010000918A1
    申请号:US09/730,245
    申请日:2000-12-05
    公开日:2001-05-10
    发明作者:Leonard Forbes；Wendell Noble
    申请人:Leonard Forbes；Noble Wendell P.；
    IPC主号:H01L27-10864
    专利说明:
    [1] 1. The present invention relates generally to the field of memory devices and, in particular, to a circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor BACKGROUND OF THE INVENTION
    [2] 2. Electronic systems typically store data during operation in a memory device. In recent years, the dynamic random access memory (DRAM) has become a popular data storage device for such systems. Basically, a DRAM is an integrated circuit that stores data in binary form (e.g., “1” or “0”) in a large number of cells. The data is stored in a cell as a charge on a capacitor located within the cell. Typically, a high logic level is approximately equal to the power supply voltage and a low logic level is approximately equal to ground.
    [3] 3. The cells of a conventional DRAM are arranged in an array so that individual cells can be addressed and accessed. The array can be thought of as rows and columns of cells. Each row includes a word line that interconnects cells on the row with a common control signal. Similarly, each column includes a bit line that is coupled to at most one cell in each row. Thus, the word and bit lines can be controlled so as to individually access each cell of the array.
    [4] 4. A memory array is typically implemented as an integrated circuit on a semiconductor substrate in one of a number of conventional layouts. One such layout is referred to as an “open digit line” architecture. In this architecture, the array is divided into at least two separate parts or “sub-arrays.” Each sub-array includes a number of rows and columns of memory cells. Each memory cell in a row is coupled to a common word line and each transistor in a column is coupled to a common bit line. Each bit line in the first sub-array is paired with a bit line in the second sub-array so as to feed into a common sense amplifier. The sense amplifier detects and amplifies differences in voltage on a pair of bit lines as described in more detail below.
    [5] 5. To read data out of a cell, the capacitor of a cell is accessed by selecting the word line associated with the cell. A complementary bit line that is paired with the bit line for the selected cell is equilibrated with the voltage on the bit line for the selected cell. The equilibration voltage is typically midway between the high and low logic levels. Thus, conventionally, the bit lines are equilibrated to one-half of the power supply voltage, VCC/2. When the word line is activated for the selected cell, the capacitor of the selected cell discharges the stored voltage onto the bit line, thus changing the voltage on the bit line.
    [6] 6. The sense amplifier detects and amplifies the difference in voltage on the pair of bit lines. The sense amplifier typically includes two main components: an n-sense amplifier and a p-sense amplifier. The n-sense amplifier includes a cross-coupled pair of n-channel transistors that drive the low bit line to ground. The p-sense amplifier includes a cross-coupled pair of p-channel transistors and is used to drive the high bit line to the power supply voltage.
    [7] 7. An input/output device for the array, typically an n-channel transistor, passes the voltage on the bit line for the selected cell to an input/output line for communication to, for example, a processor of a computer or other electronic system associated with the DRAM. In a write operation, data is passed from the input/output lines to the bit lines by the input/output device of the array for storage on the capacitor in the selected cell.
    [8] 8. Each of the components of a memory device are conventionally formed as part of an integrated circuit on a “chip” or wafer of semiconductor material. One of the limiting factors in increasing the capacity of a memory device is the amount of surface area of chip used to form each memory cell. In the industry terminology, the surface area required for a memory cell is characterized in terms of the minimum feature size, “F,” that is obtainable by the lithography technology used to form the memory cell. Conventionally, the memory cell is laid out with a transistor that includes first and second source/drain regions separated by a body or gate region that are disposed horizontally along a surface of the chip. When isolation between adjacent transistors is considered, the surface area required for such a transistor is generally 8F2 or 6F2.
    [9] 9. Some researchers have proposed using a vertical transistor in the memory cell in order to reduce the surface area of the chip required for the cell. Each of these proposed memory cells, although smaller in size from conventional cells, fails to provide adequate operational characteristics when compared to more conventional structures. For example, U.S. Pat. No. 4,673,962 (the '962 Patent) issued to Texas Instruments on Jun. 16, 1997. The '962 Patent discloses the use of a thin poly-silicon field effect transistor (FET) in a memory cell. The poly-silicon FET is formed along a sidewall of a trench which runs vertically into a substrate. At a minimum, the poly-silicon FET includes a junction between poly-silicon channel (58) and the bit line (20) as shown in FIG. 3 of the '962 Patent. Unfortunately, this junction is prone to charge leakage and thus the poly-silicon FET may have inadequate operational qualities to control the charge on the storage capacitor. Other known disadvantages of such thin film poly-silicon devices may also hamper the operation of the proposed cell.
    [10] 10. Other researchers have proposed use of a “surrounding gate transistor” in which a gate or word line completely surrounds a vertical transistor. See, e.g. Impact of a Vertical Φ-shape transistor (VΦT) Cell for 1 Gbit DRAM and Beyond, IEEE Trans. On Elec. Devices, Vol 42, No.12, December, 1995, pp. 2117-2123. Unfortunately, these devices suffer from problems with access speed due to high gate capacitance caused by the increased surface area of the gate which slows down the rise time of the word lines. Other vertical transistor cells include a contact between the pass transistor and a poly-silicon plate in the trench. Such vertical transistor cells are difficult to implement due to the contact and should produce a low yield.
    [11] 11. For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for realizable memory cell that uses less surface area than conventional memory cells. SUMMARY OF THE INVENTION
    [12] 12. The above mentioned problems with memory cells and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A memory cell is described which includes a vertical transistor and trench capacitor.
    [13] 13. In particular, an illustrative embodiment of the present invention includes a memory cell. The memory cell includes an access transistor formed in the pillar of single crystal semiconductor material. The transistor has first and second source/drain regions and a body region that are vertically aligned. The transistor also includes a gate that is disposed adjacent to a side of the pillar. The memory cell also includes a trench capacitor. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor. A second plate of the trench capacitor is disposed adjacent to the first plate and separated from the first plate by a gate oxide. In another embodiment, the second plate of the trench capacitor surrounds the second source/drain region. In a further embodiment, the second plate comprises poly-silicon. In another embodiment, an ohmic contact couples the second plate to a layer of semiconductor material.
    [14] 14. In another embodiment, a memory device is provided that includes an array of memory cells. Each cell of the array includes a vertical access transistor formed of a semiconductor pillar that extends outwardly from a substrate with body and first and second source/drain regions. The gate is disposed adjacent to the side of the pillar adjacent to the body region. Each memory cell also includes a trench capacitor wherein a first plate of the trench capacitor is integral with the first source/drain region, the second plate of the trench capacitor is disposed adjacent to the first plate. The memory device also includes a number of bit lines that are each selectively coupled to a number of the memory cells at the second source/drain region of the access transistor so as to form columns of memory cells. A number of word lines are also provided with the memory device. The word lines are orthogonal to the bit lines in a trench between rows of the memory cells. The word lines are used to address gates of the access transistors of the memory cells that are adjacent to the word line. Finally, the memory device includes addressing circuitry that is coupled to the word lines and bit lines so as to selectively access the cells of the array. In another embodiment, the surface area of each memory cell is substantially equal to four square minimum feature size (4F2) wherein F refers to the minimum feature size for the lithographic process used to form the memory cell. In another embodiment, the pillar has a sub-micron width so as to allow substantially full depletion of the body region. In another embodiment, the word lines are sub-lithographic.
    [15] 15. In another embodiment, a memory array is provided. The memory array includes an array of memory cells. Each memory cell includes an access transistor having body and first and second source/drain regions vertically formed outwardly from a substrate and a single crystalline semiconductor pillar. Also, a gate is disposed adjacent to a side of the transistor. The second source/drain region includes an upper semiconductor surface. The memory array also includes a number of word lines that interconnect gates of selected access transistors so as to form a number of rows of memory cells. Further, the array includes a number of first isolation trenches separating adjacent rows of memory cells. Each isolation trench houses a word line. Finally, the memory array includes a number of second isolation trenches that are each substantially orthogonal to the first isolation trenches and interposed between adjacent memory cells so as to form a number of rows of the array.
    [16] 16. In another embodiment, a method of fabricating a memory array is provided. The method begins by forming a number of access transistors. Each access transistor is formed in a pillar of semiconductor material that extends outwardly from a substrate. The access transistor includes a first source/drain region, a body region and a second source/drain region formed vertically thereupon. The method also provides for forming a trench capacitor for each access transistor. The first plate of the trench capacitor is integral with the first source/drain region of the access transistor. A number of word lines are formed that interconnect the gates of a number of access transistors to form a row of the array. The word lines are disposed from the number of trenches that separate adjacent rows of the access transistors. Finally, the method provides for forming a number of bit lines that interconnect second source/drain regions of selected access transistors so as to form a number of columns of the array. In another embodiment, the method provides for forming a trench capacitor by forming a second plate that surrounds the first plate. In another embodiment, the method includes the step of forming a contact that couples a second plate of the trench capacitor to an underlying semiconductor layer. In another embodiment, the method provides forming a second plate that forms a grid pattern in a layer of semiconductor material such that the grid surrounds each of the pillars that forms the access transistors. In another embodiment, the method further provides depositing poly-silicon in crossing row and isolation trenches formed around the pillars that define the access transistors.
    [17] 17. In another embodiment, a method of fabricating a memory array is provided. Initially, a first conductivity type first source/drain region layer is formed on a substrate. Additionally, a second conductivity type body region layer is formed on the first source/drain layer. A first conductivity type second source/drain region layer is formed on the body region layer. A number of substantially parallel column isolation trenches are formed so as to extend through the second source/drain region layer, the body region layer, and the first source/drain region layer so as to form column bars between the column isolation trenches. Additionally, a number of substantially parallel row isolation trenches are formed orthogonal to the column isolation trenches and extending to substantially the same depth as the column isolation trenches. These row isolation trenches form an array of vertical access transistors for the memory array. The row and column isolation trenches are filled with conductive material to a level that does not exceed the lower level of the body region so as to provide a common plate for the capacitors of memory cells of the memory array. Conductive word lines are formed in the row isolation trenches that selectively interconnect access transistors on each row. Finally, bit lines are formed that selectively interconnect the second source/drain regions of the access transistors in each column. BRIEF DESCRIPTION OF THE DRAWINGS
    [18] 18.FIG. 1 is a block/schematic diagram of an illustrative embodiment of the present invention that includes a memory device that is coupled to an electronic system;
    [19] 19.FIG. 2 is a plan view of an illustrative embodiment of a layout for a memory array according to the teachings of the present invention;
    [20] 20.FIG. 3 is a perspective view of the illustrative embodiment of FIG. 2;
    [21] 21.FIG. 4 is a schematic diagram of a memory cell of the embodiment of FIGS. 2 and 3; and
    [22] 22.FIGS. 5A through 5J are perspective and elevational views of an embodiment of an integrated circuit that illustrate processing steps for fabricating the integrated circuit according to the teachings of the present invention. DETAILED DESCRIPTION OF THE INVENTION
    [23] 23. In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. The embodiments are intended to describe aspects of the invention in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and logical, mechanical and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.
    [24] 24. In the following description, the terms wafer and substrate are interchangeably used to refer generally to any structure on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. Both terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.
    [25] 25. The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.
    [26] 26.FIG. 1 is a block/schematic diagram that illustrates generally one embodiment of a memory device 100 incorporating an array of memory cells constructed according to the teachings of the present invention. Memory device 100 is coupled to electronic system 101. Electronic system 101 may comprise, for example, a microprocessor, a memory controller, a chip set or other appropriate electronic system. Memory device 100 illustrates, by way of example but not by way of limitation, a dynamic random access memory (DRAM), in an open bit line configuration. Memory device 100 includes memory arrays 110A and 110B. Each array includes N rows and M columns of memory cells 112-ij, where i refers to the row of the cell and j refers to the column of the cell.
    [27] 27. In the exemplary embodiment of FIG. 1, each of memory cells 112-ij has a substantially identical structure, and accordingly, only one memory cell is described herein. These memory cells 112-ij include a vertical transistor where one plate of a capacitor is integral with the transistor. Memory cell 112-11 includes vertical transistor 130-11. A source/drain region of transistor 130-11 is formed in a deep trench and extends to a sufficient depth to form a storage node of storage capacitor 132-11. The other terminal of storage capacitor 132-11 is part of a mesh or grid of poly-silicon that surrounds the source/drain region of transistor 130-11 and is coupled to ground potential.
    [28] 28. Each of the N rows of memory cells includes one of word lines WL-1 through WL-N that is formed in a trench separating adjacent rows of memory cells 112-ij. Portions of word lines WL-1 through WL-N adjacent to transistors 130-ij act as gate regions for the respective transistors. Each of the M columns includes one of bit lines BL-1 through BL-M.
    [29] 29. Bit lines BL-1 through BL-M are used to write to and read data from memory cells 112-ij. Word lines WL-1 through WL-N are used to access a particular row of memory cells 112-ij that is to be written or read. Addressing circuitry is also included. For example, address buffer 114 is coupled to control column decoder 118, which also includes sense amplifiers and input/output circuitry that is coupled to bit lines BL-1 through BL-M of arrays 110A and 110B. Address buffer 114 also is coupled to control row decoders 116A and 116B. Row decoders 116A and B and column decoder 118 selectably access memory cells 112-ij in response to address signals that are provided on address lines 120 from electronic system 101 during write and read operations.
    [30] 30. In operation, memory 100 receives an address of a particular memory cell at address buffer 114. For example, electronic system 101 may provide address buffer 114 with the address for cell 112-11 of array 110A. Address buffer 114 identifies word line WL-1 for memory cell 112-11 to row decoder 116A. Row decoder 116A selectively activates word line WL-1 to activate access transistor 130-1 j of each memory cell 112-1 j that is connected to word line WL-1. Column decoder 118 selects bit lines BL-1 for memory cell 112-11. For a write operation, data received by input/output circuitry is coupled to bit lines BL-1 and through the access transistor 130-11 to charge or discharge storage capacitor 132-11 of memory cell 112-11 to represent binary data. For a read operation, bit line BL-1 of array 110A is equilibrated with bit line BL-1 of array 110B. Data stored in memory cell 112-11, as represented by the charge on its storage capacitor 132-11, is coupled to bit line BL-1 of array 110A. The difference in charge in bit lines BL-1 of array 110A and bit line BL-1 of array 110B is amplified, and a corresponding voltage level is provided to the input/output circuits.
    [31] 31.FIGS. 2 through 4 illustrate an embodiment of a memory cell with a vertical transistor and trench capacitor for use, for example, in memory device 100 of FIG. 1. Specifically, FIG. 2 is a plan view of a layout of a number of memory cells indicated generally at 202A through 202D in array 200. FIG. 2 depicts only four memory cells. It is understood, however, that array 200 may include a larger number of memory cells even though only four are depicted here.
    [32] 32. Each memory cell is constructed in a similar manner. Thus, only memory cell 202D in FIG. 3 is described herein in detail. Memory cell 202D includes pillar 204 of single crystal semiconductor material, e.g., silicon that is divided into first source/drain region 206, body region 208, and second source/drain region 210 to form access transistor 211. Pillar 204 extends vertically outward from substrate 212, for example, p−silicon. First source/drain region 206 and second source/drain region 210 each comprise, for example, n+ silicon and body region 208 comprises p−silicon.
    [33] 33. Word line 212 passes body region 208 of access transistor 211 in isolation trench 214. Word line 212 is separated from body region 208 of access transistor 204 by gate oxide 216 such that the portion of word line 212 adjacent to body region 208 operates as a gate for access transistor 211. Word line 212 may comprise, for example, n+poly-silicon material that is deposited in isolation trench 214 using a technique such that word line 212 is less than a minimum feature size, F, for the lithographic technique used to fabricate array 200. Cell 202D is coupled in a column with cell 202A by bit line 218.
    [34] 34. Memory cell 202D also includes storage capacitor 219 for storing data in the cell. A first plate of capacitor 219 for memory cell 202D is integral with second source/drain region 210 of access transistor 211. Thus, memory cell 202D may be more easily realizable when compared to conventional vertical transistors since there is no need for a contact between second source/drain region 210 and capacitor 219. Second plate 220 of capacitor 219 is common to all of the capacitors of array 200. Second plate 220 comprises a mesh or grid of n+poly-silicon formed in deep trenches that surrounds at least a portion of second source/drain region 210 of each pillar 204A through 204D. Second plate 220 is grounded by contact with substrate 212 underneath the trenches. Second plate 220 is separated from source/drain region 210 by gate oxide 222.
    [35] 35. With this construction for memory cell 202D, access transistor 211 is like a silicon on insulator device. Three sides of the transistor are insulated by thick oxide in the shallow trench. If the doping in pillar 204 is low and the width of the post is submicron, then body region 208 can act as a “fully-depleted” silicon on insulator transistor with no body or substrate to contact. This is desirable to avoid floating body effects in silicon on insulated transistors and is achievable due to the use of sub-micron dimensions in access transistor 211.
    [36] 36.FIG. 4 is a schematic diagram that illustrates an effective circuit diagram for the embodiment of FIGS. 2 and 3. It is noted that storage capacitor 219 formed by second source/drain region 210 and second plate 220 is depicted as four separate capacitors. This represents that the second plate 220 surrounds second source/drain region 210 which increases the charge storage capacitance and stored charge for the memory cell. It is also noted that second plate 220 is maintained at a constant potential, e.g., ground potential.
    [37] 37. As shown in FIG. 2, the memory cells of array 200 are four-square feature (4F2) memory cells. Using cell 202D as an example, the surface area of cell 202D is calculated based on linear dimensions in the bit line and word line directions. In the bit line direction, the distance from one edge of cell 202D to a common edge of adjacent cell 202A is approximately 2 minimum feature sizes (2F). In the word line direction, the dimension is taken from the midpoint of isolation trenches on either side of memory cell 202D. Again, this is approximately two minimum feature sizes (2F). Thus, the size of the cell is 4F2. This size is much smaller than the current cells with stacked capacitors or trenched capacitors.
    [38] 38.FIGS. 5A through 5J illustrate one embodiment of a process for fabricating an array of memory cells, indicated generally at 299, according to the teachings of the present invention. In this example, dimensions are given that are appropriate to a 0.2 micrometer lithographic image size. For other image sizes, the vertical dimensions can be scaled accordingly.
    [39] 39. As shown in FIG. 5A, the method begins with substrate 300. Substrate 300 comprises, for example, a P-type silicon wafer, layer of P−silicon material, or other appropriate substrate material. Layer 302 is formed, for example, by epitaxial growth outwardly from layer 300. Layer 302 comprises single crystalline N+silicon that is approximately 3.5 micrometers thick. Layer 304 is formed outwardly from layer 302 by epitaxial growth of single crystalline P−silicon of approximately 0.5 microns. Layer 306 is formed by ion implantation of donor dopant into layer 304 such that layer 306 comprises single crystalline N+silicon with a depth of approximately 0.1 microns.
    [40] 40. A thin layer of silicon dioxide (SiO2), referred to as pad oxide 308, is deposited or grown on layer 306. Pad oxide 308 has a thickness of approximately 10 nanometers. A layer of silicon nitride (Si3N4), referred to as pad nitride 310, is deposited on pad oxide 308. Pad nitride 310 has a thickness of approximately 200 nanometers.
    [41] 41. Photo resist layer 312 is deposited outwardly from layer 310. Photo resist layer 312 is patterned with a mask to define openings 314 in layer 312 to be used in selective etching. As shown in FIG. 5B, column isolation trenches 316 are etched through openings 314 in photo resist layer 312 in a direction parallel to which the bit lines will be formed. Column isolation trenches 316 extend down through nitride layer 310, oxide layer 308, N+layer 306, P−layer 304, N+layer 302, and into substrate 300.
    [42] 42. A thin thermal protective oxide layer 318 is grown on exposed surfaces of substrate 300 and layers 302, 304, and 306. Layer 318 is used to protect substrate 300 and layers 302, 304 and 306 during subsequent process step.
    [43] 43. A layer of intrinsic poly-silicon 320 is deposited by chemical vapor deposition (CVD) to fill column isolation trenches 316. Layer 320 is etched by reactive ion etching (RIE) such that layer 320 is recessed below a top of layer 302. Layer 322 of silicon nitride (Si3N4) is deposited by, for example, chemical vapor deposition to fill trenches 316. Layer 322 is planarized back to a level of layer 310 using, for example, chemical mechanical polishing (CMP) or other suitable planarization technique to produce the structure shown in FIG. 5C.
    [44] 44. As shown in FIG. 5D, layer 324 of photo resist material is deposited outwardly from nitride layers 322 and 310. Layer 324 is exposed through a mask to define openings 326 in layer 324. Openings 326 are orthogonal to trenches 316 that were filled by intrinsic poly-silicon layer 320 and nitride layer 322. Next, nitride layers 310 and 322 are etched to a depth sufficient to expose a working surface 328 of layer 306. It is noted that at this point layer 320 of intrinsic poly-silicon is still covered by a portion of nitride layer 322.
    [45] 45. As shown in FIG. 5E, the portion of layers 306, 304, and 302 that are exposed in openings 326 are selectively etched down to a distance approximately equal to column isolation trenches 316. A thin thermal protective oxide is grown on the exposed silicon of layers 302, 304 and 306 as well as an exposed upper surface of layer 300. This oxide layer is labeled 330 in FIG. 5E.
    [46] 46. As shown in FIG. 5F, the remaining nitride layer 322 exposed in openings 326 is directionally etched to expose layer of intrinsic poly-silicon 320. It is noted that nitride layer 322 and nitride layer 310 remain intact under the photo resist layer 324. Layer of intrinsic poly-silicon 320 is next isotropically etched using a silicon etchant which does not attack oxide or nitride layers. Next, an isotropic oxide etch is performed to remove all exposed thin oxide. The photo resist layer 324 is removed. At this point, the method has produced the structure shown in FIG. 5G. This structure includes a nitride bridge formed from nitride layers 310 and 322 that extends orthogonal to column isolation trenches 316 and covers the remaining portions of layers 302, 304, and 306. The structure also includes row isolation trenches 332 that are orthogonal to column isolation trenches 316. The structure of FIG. 5G also includes pillars 334A through 334D of single crystal silicon material. Pillars 334A through 334D form the basis for individual memory cells for the memory array formed by the process.
    [47] 47. An optional metal contact 336 may be formed by, for example, deposition of a collimated refractory metal deposition, e.g., titanium tungsten, or a similar refractory metal. This provides an ohmic metal contact for a capacitor plate on a surface 335 of substrate 300.
    [48] 48. Dielectric layer 338 is deposited or grown on sidewalls of layer 302 of pillars 334A through 334D. Layer 338 acts as the dielectric for the storage capacitors of array 299 of memory cells. If contact 336 was previously deposited on a surface of substrate 300, dielectric layer 338 should be directionally etched to clear dielectric material from he bottom of row isolation trench 332.
    [49] 49. Next, a common plate for all of the memory cells of array 299 is formed by a chemical vapor deposition of N+poly-silicon or other appropriate refractory conductor in column isolation trenches 316 and row isolation trenches 322. In this manner, conductor mesh or grid 340 is formed so as to surround each of pillars 334A through 334D. Mesh 340 is planarized and etched back to a level approximately at the bottom of the nitride bridge formed by nitride layers 322 and 310 as shown in FIG. 5H. An additional etch is performed to remove any remaining exposed capacitor dielectric of layer 338 from the sides of semiconductor pillars 334A through 334D.
    [50] 50. Referring to FIG. 5I, row isolation trenches 332 are filled with an oxide material by chemical vapor deposition that fills row isolation trenches 332 with oxide layer 342. Oxide layer 342 is planarized using, for example, a chemical mechanical polishing technique or other appropriate planarization technique to bring oxide layer 342 coplanar with the top surface of nitride layer 310.
    [51] 51. Photo resist layer 344 is deposited and patterned using a mask to define stripes in the direction of row isolation trenches 332 so as to define the location of word lines for array 299. Oxide layer 342 is selectively etched to a depth approximately at the top of layer 302. Gate oxide layer 346 is grown or deposited on sidewalls of pillars 334A through 334D to form a gate oxide for the transistors for each memory cell. A material such as N+poly-silicon is deposited by, for example, chemical vapor deposition (CVD) into the remaining portion of row isolation trench 332 in order to form word lines 348. Word lines 348 are planarized and recessed to a depth at least to the top of silicon pillars 334A through 334D. It is noted that by so forming word line 348, word line 348 is “sub-lithographic” in that the width of word line 348 in the bit line direction is less than F, the minimum feature size for the lithographic process used to form array 299. Photo resist layer 344 is removed. An oxide cap layer is deposited by chemical vapor deposition and conventional techniques are used to add bit lines (BL) that contact layers 306 of semiconductor pillars 334A through 334D in order to produce array 299 shown in FIG. 5J. Array 299 includes memory cells 350A through 350D formed by pillars 334A through 334D, respectively, and surrounding mesh 340. CONCLUSION
    [52] 52. Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. For example, the semiconductor materials specified in this application are given by way of example and not by way of limitation. Other appropriate material can be substituted without departing from the spirit and scope of the invention.
    权利要求:
    Claims (26)
    [1" id="US-20010000918-A1-CLM-00001] 1. A memory cell, comprising:
    an access transistor formed in a pillar of single crystal semiconductor material, the transistor having first and second source/drain regions and a body region that are vertically aligned, and a gate of the access transistor is formed in a trench along a side of the pillar that is adjacent to the body region; and
    a trench capacitor, wherein the trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.
    [2" id="US-20010000918-A1-CLM-00002] 2. The memory cell of
    claim 1 , wherein the second plate of the trench capacitor surrounds the second source drain region.
    [3" id="US-20010000918-A1-CLM-00003] 3. The memory cell of
    claim 1 , wherein the second plate comprises poly-silicon.
    [4" id="US-20010000918-A1-CLM-00004] 4. The memory cell of
    claim 1 , and further comprising an ohmic contact that couples the second plate to a layer of semiconductor material.
    [5" id="US-20010000918-A1-CLM-00005] 5. A memory device, comprising:
    an array of memory cells, each cell including a vertical access transistor formed of a semiconductor pillar that extends outwardly from a substrate with body and first and second source/drain regions, a trench capacitor, and a gate disposed adjacent to a side of the pillar adjacent to the body region wherein a first plate of the trench capacitor is integral with the first source/drain region and a second plate of the capacitor is disposed adjacent to the first plate;
    a number of bit lines that are each selectively coupled to a number of the memory cells at the second source/drain region of the access transistor so as to form columns of memory cells;
    a number of word lines, each word line disposed orthogonally to the bit lines in a trench between rows of the memory cells for addressing gates of the access transistors of the memory cells that are adjacent to the word line; and
    a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.
    [6" id="US-20010000918-A1-CLM-00006] 6. The memory device of
    claim 5 , wherein the pillars extend outwardly from a semiconductor portion of the substrate.
    [7" id="US-20010000918-A1-CLM-00007] 7. The memory device of
    claim 5 , wherein a surface area of the memory cell is substantially 4F2, where F is a minimum feature size for the lithographic process used to form the memory cell.
    [8" id="US-20010000918-A1-CLM-00008] 8. The memory device of
    claim 5 , wherein the second plate of the trench capacitor surrounds the second source/drain region of the access transistor.
    [9" id="US-20010000918-A1-CLM-00009] 9. The memory device of
    claim 5 , wherein the second plate of the trench capacitor is maintained at approximately ground potential.
    [10" id="US-20010000918-A1-CLM-00010] 10. The memory device of
    claim 5 , wherein the second plate of the trench capacitor comprises poly-silicon that is maintained at a constant potential.
    [11" id="US-20010000918-A1-CLM-00011] 11. The memory device of
    claim 5 , wherein the pillar has a sub-micron width so as to allow substantially full depletion of the body region.
    [12" id="US-20010000918-A1-CLM-00012] 12. The memory device of
    claim 5 , wherein the word lines are sub-lithographic.
    [13" id="US-20010000918-A1-CLM-00013] 13. A memory array comprising:
    an array of memory cells, each memory cell including an access transistor having body and first and second source/drain regions vertically formed outwardly from a substrate in a single crystalline semiconductor pillar and a gate disposed adjacent to a side of the transistor, the second source/drain region including an upper semiconductor surface;
    a number of word lines interconnecting gates of selected access transistors so as to form a number of rows of memory cells;
    a number of first isolation trenches separating adjacent rows of memory cells, each isolation trench housing a word line; and
    a number of second isolation trenches, each substantially orthogonal to the first isolation trenches and interposed between adjacent memory cells so as to form a number of columns of the array.
    [14" id="US-20010000918-A1-CLM-00014] 14. The memory array of
    claim 13 , wherein the gates of the access transistors are each formed integral with one of the word lines.
    [15" id="US-20010000918-A1-CLM-00015] 15. The memory array of
    claim 13 , wherein the pillars extend outwardly from a semiconductor portion of the substrate.
    [16" id="US-20010000918-A1-CLM-00016] 16. The memory array of
    claim 13 , wherein a surface area of the memory cell is 4F2, where F is a minimum feature size for the lithographic process used.
    [17" id="US-20010000918-A1-CLM-00017] 17. The memory array of
    claim 13 , wherein the second plate of the trench capacitor surrounds the second source/drain region of the access transistor.
    [18" id="US-20010000918-A1-CLM-00018] 18. The memory array of
    claim 13 , wherein the second plate of the trench capacitor comprises poly-silicon that is maintained at a constant potential.
    [19" id="US-20010000918-A1-CLM-00019] 19. The memory array of
    claim 13 , wherein the word lines have a width that is less than the minimum feature size, F, of the lithographic process.
    [20" id="US-20010000918-A1-CLM-00020] 20. A method of fabricating a memory array, the method comprising the steps of:
    forming a number of access transistors, each access transistor formed in a pillar of semiconductor material that extends outwardly from a substrate wherein the access transistor includes a first source/drain region, a body region and a second source/drain region formed vertically thereupon;
    forming a trench capacitor for each access transistor, wherein a first plate of the trench capacitor is integral with the first source/drain region of the access transistor;
    forming a number of word lines, each along a side of one of the pillars, that interconnect the gates of a number of access transistors to form a row of the array, each word line disposed in a trench that separates adjacent rows of access transistors; and
    forming a number of bit lines that interconnect second source/drain regions of selected access transistors so as to form a number of columns of the array.
    [21" id="US-20010000918-A1-CLM-00021] 21. The method of
    claim 20 , wherein the step of forming a trench capacitor further includes the step of forming a second plate that surrounds the first plate.
    [22" id="US-20010000918-A1-CLM-00022] 22. The method of
    claim 20 , and further comprising the step of forming a contact that couples a second plate of the trench capacitor to an underlying semiconductor layer.
    [23" id="US-20010000918-A1-CLM-00023] 23. The method of
    claim 20 , wherein the step of forming a trench capacitor comprises the step of forming a second plate that forms a grid pattern in a layer of semiconductor material such that the grid surrounds each of the pillars that form the access transistors.
    [24" id="US-20010000918-A1-CLM-00024] 24. The method of
    claim 20 , wherein the step of forming a trench capacitor comprises the step of depositing poly-silicon in crossing row and column isolation trenches formed around the pillars that define the access transistors.
    [25" id="US-20010000918-A1-CLM-00025] 25. A method of fabricating a memory array, the method comprising the steps of:
    forming a first conductivity type first source/drain region layer on a substrate;
    forming a second conductivity type body region layer on the first source/drain region layer;
    forming a first conductivity type second source/drain region layer on the body region layer;
    forming a number of substantially parallel column isolation trenches extending through the second source/drain region layer, the body region layer, and the first source/drain region layer, thereby forming column bars between the column isolation trenches;
    forming a plurality of substantially parallel row isolation trenches, orthogonal to the column isolation trenches, extending to substantially the same depth as the column isolation trenches, thereby forming an array of vertical access transistors for the memory array;
    filling the row and column isolation trenches with a conductive material to a level that does not exceed the lower level of the body region so as to provide a common plate for capacitors of memory cells of the memory array;
    forming conductive word lines in the row isolation trenches that selectively interconnect access transistors on each row; and
    forming bit lines that selectively interconnect the second source/drain regions of the access transistors on each column.
    [26" id="US-20010000918-A1-CLM-00026] 26. The method of
    claim 25 , wherein the step of forming a first conductivity type first source/drain region layer on a substrate comprises the step of forming first conductivity type first source/drain region layer on a substrate that extends outwardly from the substrate to a distance sufficient for the source/drain region layer to also function as a first plate of the capacitor for each memory cell in the array.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6528837B2|2003-03-04|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
    US7223678B2|2007-05-29|Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor
    US5907170A|1999-05-25|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
    US5914511A|1999-06-22|Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts
    US6890812B2|2005-05-10|Method of forming a memory having a vertical transistor
    US6680864B2|2004-01-20|Method for reading a vertical gain cell and array for a dynamic random access memory
    US7015525B2|2006-03-21|Folded bit line DRAM with vertical ultra thin body transistors
    US5977579A|1999-11-02|Trench dram cell with vertical device and buried word lines
    US9048337B2|2015-06-02|Vertical transistor, memory cell, device, system and method of forming same
    US10896909B2|2021-01-19|Integrated assemblies, and methods of forming integrated assemblies
    US10818665B2|2020-10-27|Array of recessed access devices and an array of memory cells individually comprising a capacitor and a transistor
    US11233059B2|2022-01-25|Construction of integrated circuitry, DRAM circuitry, a method of forming a conductive line construction, a method of forming memory circuitry, and a method of forming DRAM circuitry
    US20200212043A1|2020-07-02|Construction Of Integrated Circuitry, DRAM Circuitry, A Method Of Forming A Conductive Line Construction, A Method Of Forming Memory Circuitry, And A Method Of Forming DRAM Circuitry
    US20200105766A1|2020-04-02|Integrated Circuitry, DRAM Circuitry, Method Of Forming A Plurality Of Conductive Vias, And Method Of Forming DRAM Circuitry
    同族专利:
    公开号 | 公开日
    US6798009B2|2004-09-28|
    US20020053689A1|2002-05-09|
    US6156604A|2000-12-05|
    US6610566B2|2003-08-26|
    US20030142564A1|2003-07-31|
    US6528837B2|2003-03-04|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    WO2003046920A2|2001-11-22|2003-06-05|Infineon Technologies Ag|Method for producing a memory cell of a memory cell field in a semiconductor memory|
    US20060043431A1|2004-09-01|2006-03-02|Eppich Anton P|Memory array with overlapping buried digit line and active area and method for forming same|
    US20100065941A1|2006-06-02|2010-03-18|Micron Technology, Inc.|Intermediate semiconductor structures|
    US20100109120A1|2006-06-02|2010-05-06|Micron Technology, Inc.|Single crystal silicon structures|
    US20110156120A1|2009-12-28|2011-06-30|Elpida Memory, Inc.|Semiconductor device and method of manufacturing same|
    US8294246B2|2006-06-02|2012-10-23|Micron Technology, Inc.|Semiconductor structures including square cuts in single crystal silicon and method of forming same|
    US10515801B2|2007-06-04|2019-12-24|Micron Technology, Inc.|Pitch multiplication using self-assembling materials|NL7103303A|1970-03-13|1971-09-15|||
    NL176029C|1973-02-01|1985-02-01|Philips Nv|INTEGRATED LOGIC CIRCUIT WITH COMPLEMENTARY TRANSISTORS.|
    NL180712C|1974-09-28|1987-04-01|Philips Nv|RESISTANCE READING AMPLIFIER.|
    US3931617A|1974-10-07|1976-01-06|Signetics Corporation|Collector-up dynamic memory cell|
    NL7413264A|1974-10-09|1976-04-13|Philips Nv|INTEGRATED CIRCUIT.|
    US4051354A|1975-07-03|1977-09-27|Texas Instruments Incorporated|Fault-tolerant cell addressable array|
    US4252579A|1979-05-07|1981-02-24|International Business Machines Corporation|Method for making single electrode U-MOSFET random access memory utilizing reactive ion etching and polycrystalline deposition|
    US4313106A|1980-06-30|1982-01-26|Rca Corporation|Electrically programmable logic array|
    JPS5885638A|1981-11-17|1983-05-23|Ricoh Co Ltd|Programmable logic array|
    US4766569A|1985-03-04|1988-08-23|Lattice Semiconductor Corporation|Programmable logic array|
    US4604162A|1983-06-13|1986-08-05|Ncr Corporation|Formation and planarization of silicon-on-insulator structures|
    US4570176A|1984-04-16|1986-02-11|At&T Bell Laboratories|CMOS Cell array with transistor isolation|
    US5208657A|1984-08-31|1993-05-04|Texas Instruments Incorporated|DRAM Cell with trench capacitor and vertical channel in substrate|
    JPH0793365B2|1984-09-11|1995-10-09|株式会社東芝|Semiconductor memory device and manufacturing method thereof|
    US4761768A|1985-03-04|1988-08-02|Lattice Semiconductor Corporation|Programmable logic device|
    US4673962A|1985-03-21|1987-06-16|Texas Instruments Incorporated|Vertical DRAM cell and method|
    US5102817A|1985-03-21|1992-04-07|Texas Instruments Incorporated|Vertical DRAM cell and method|
    JPH0682800B2|1985-04-16|1994-10-19|株式会社東芝|Semiconductor memory device|
    US4677589A|1985-07-26|1987-06-30|Advanced Micro Devices, Inc.|Dynamic random access memory cell having a charge amplifier|
    US4740826A|1985-09-25|1988-04-26|Texas Instruments Incorporated|Vertical inverter|
    US4663831A|1985-10-08|1987-05-12|Motorola, Inc.|Method of forming transistors with poly-sidewall contacts utilizing deposition of polycrystalline and insulating layers combined with selective etching and oxidation of said layers|
    US4701423A|1985-12-20|1987-10-20|Ncr Corporation|Totally self-aligned CMOS process|
    US5017504A|1986-12-01|1991-05-21|Mitsubishi Denki Kabushiki Kaisha|Vertical type MOS transistor and method of formation thereof|
    JPH088357B2|1986-12-01|1996-01-29|三菱電機株式会社|Vertical MOS transistor|
    US4761385A|1987-02-10|1988-08-02|Motorola, Inc.|Forming a trench capacitor|
    JPS63198323A|1987-02-13|1988-08-17|Mitsubishi Electric Corp|Semiconductor device and manufacture thereof|
    JP2735193B2|1987-08-25|1998-04-02|株式会社東芝|Nonvolatile semiconductor device and method of manufacturing the same|
    JPH01109921A|1987-10-23|1989-04-26|Ricoh Co Ltd|Programmable logic array|
    US4949138A|1987-10-27|1990-08-14|Texas Instruments Incorporated|Semiconductor integrated circuit device|
    JPH01125858A|1987-11-10|1989-05-18|Fujitsu Ltd|Semiconductor device and manufacture thereof|
    US4888735A|1987-12-30|1989-12-19|Elite Semiconductor & Systems Int'l., Inc.|ROM cell and array configuration|
    JPH01227468A|1988-03-08|1989-09-11|Oki Electric Ind Co Ltd|Semiconductor storage device|
    EP0333426B1|1988-03-15|1996-07-10|Kabushiki Kaisha Toshiba|Dynamic RAM|
    JPH01282855A|1988-05-09|1989-11-14|Mitsubishi Electric Corp|Forming capacitor on semiconductor substrate|
    JPH07105477B2|1988-05-28|1995-11-13|富士通株式会社|Semiconductor device and manufacturing method thereof|
    US4958318A|1988-07-08|1990-09-18|Eliyahou Harari|Sidewall capacitor DRAM cell|
    US5327380B1|1988-10-31|1999-09-07|Texas Instruments Inc|Method and apparatus for inhibiting a predecoder when selecting a redundant row line|
    US4920065A|1988-10-31|1990-04-24|International Business Machines Corporation|Method of making ultra dense dram cells|
    US5021355A|1989-05-22|1991-06-04|International Business Machines Corporation|Method of fabricating cross-point lightly-doped drain-source trench transistor|
    US5028977A|1989-06-16|1991-07-02|Massachusetts Institute Of Technology|Merged bipolar and insulated gate transistors|
    US5316962A|1989-08-15|1994-05-31|Matsushita Electric Industrial Co., Ltd.|Method of producing a semiconductor device having trench capacitors and vertical switching transistors|
    US5181089A|1989-08-15|1993-01-19|Matsushita Electric Industrial Co., Ltd.|Semiconductor memory device and a method for producing the same|
    JP2575899B2|1989-10-26|1997-01-29|株式会社東芝|Precharge type logic circuit|
    US5006909A|1989-10-30|1991-04-09|Motorola, Inc.|Dram with a vertical capacitor and transistor|
    US5010386A|1989-12-26|1991-04-23|Texas Instruments Incorporated|Insulator separated vertical CMOS|
    JPH0821689B2|1990-02-26|1996-03-04|株式会社東芝|Semiconductor memory device and manufacturing method thereof|
    JPH04212450A|1990-04-11|1992-08-04|Mitsubishi Electric Corp|Semiconductor storage device and its manufacture|
    US5107459A|1990-04-20|1992-04-21|International Business Machines Corporation|Stacked bit-line architecture for high density cross-point memory cell array|
    US5276343A|1990-04-21|1994-01-04|Kabushiki Kaisha Toshiba|Semiconductor memory device having a bit line constituted by a semiconductor layer|
    JPH0414868A|1990-05-09|1992-01-20|Hitachi Ltd|Semiconductor memory and manufacture thereof|
    ES2104668T3|1990-05-31|1997-10-16|Canon Kk|ELECTRODE FOR VERTICAL TRANSISTOR WITH FIELD EFFECT AND METHOD FOR THE MANUFACTURE OF THE SAME.|
    US4987089A|1990-07-23|1991-01-22|Micron Technology, Inc.|BiCMOS process and process for forming bipolar transistors on wafers also containing FETs|
    JP2918307B2|1990-08-07|1999-07-12|沖電気工業株式会社|Semiconductor storage element|
    US5087581A|1990-10-31|1992-02-11|Texas Instruments Incorporated|Method of forming vertical FET device with low gate to source overlap capacitance|
    US5140388A|1991-03-22|1992-08-18|Hewlett-Packard Company|Vertical metal-oxide semiconductor devices|
    JPH05129554A|1991-07-01|1993-05-25|Toshiba Corp|Dynamic semiconductor memory device|
    US5223081A|1991-07-03|1993-06-29|Doan Trung T|Method for roughening a silicon or polysilicon surface for a semiconductor substrate|
    US5110752A|1991-07-10|1992-05-05|Industrial Technology Research Institute|Roughened polysilicon surface capacitor electrode plate for high denity dram|
    KR940007640B1|1991-07-31|1994-08-22|삼성전자 주식회사|Data transimitting circuit having common input/output line|
    US5202278A|1991-09-10|1993-04-13|Micron Technology, Inc.|Method of forming a capacitor in semiconductor wafer processing|
    KR940006679B1|1991-09-26|1994-07-25|현대전자산업 주식회사|Dram cell having a vertical transistor and fabricating method thereof|
    US5221867A|1991-10-11|1993-06-22|Intel Corporation|Programmable logic array with internally generated precharge and evaluation timing|
    US5177028A|1991-10-22|1993-01-05|Micron Technology, Inc.|Trench isolation method having a double polysilicon gate formed on mesas|
    US5191509A|1991-12-11|1993-03-02|International Business Machines Corporation|Textured polysilicon stacked trench capacitor|
    TW289168B|1991-12-16|1996-10-21|Philips Nv||
    US5156987A|1991-12-18|1992-10-20|Micron Technology, Inc.|High performance thin film transistor by solid phase epitaxial regrowth|
    US5926412A|1992-02-09|1999-07-20|Raytheon Company|Ferroelectric memory structure|
    US5208172A|1992-03-02|1993-05-04|Motorola, Inc.|Method for forming a raised vertical transistor|
    US5308782A|1992-03-02|1994-05-03|Motorola|Semiconductor memory device and method of formation|
    JP3224215B2|1992-03-25|2001-10-29|株式会社半導体エネルギー研究所|Method for manufacturing thin-film insulated gate semiconductor device|
    JP3173854B2|1992-03-25|2001-06-04|株式会社半導体エネルギー研究所|Method for manufacturing thin-film insulated gate semiconductor device and semiconductor device manufactured|
    US5365477A|1992-06-16|1994-11-15|The United States Of America As Represented By The Secretary Of The Navy|Dynamic random access memory device|
    US5528062A|1992-06-17|1996-06-18|International Business Machines Corporation|High-density DRAM structure on soi|
    US5364810A|1992-07-28|1994-11-15|Motorola, Inc.|Methods of forming a vertical field-effect transistor and a semiconductor memory cell|
    US5320880A|1992-10-20|1994-06-14|Micron Technology, Inc.|Method of providing a silicon film having a roughened outer surface|
    US5429955A|1992-10-26|1995-07-04|Texas Instruments Incorporated|Method for constructing semiconductor-on-insulator|
    US5324673A|1992-11-19|1994-06-28|Motorola, Inc.|Method of formation of vertical transistor|
    US5385853A|1992-12-02|1995-01-31|International Business Machines Corporation|Method of fabricating a metal oxide semiconductor heterojunction field effect transistor |
    US5379255A|1992-12-14|1995-01-03|Texas Instruments Incorporated|Three dimensional famos memory devices and methods of fabricating|
    US5266514A|1992-12-21|1993-11-30|Industrial Technology Research Institute|Method for producing a roughened surface capacitor|
    US5422499A|1993-02-22|1995-06-06|Micron Semiconductor, Inc.|Sixteen megabit static random access memory cell|
    JPH06268173A|1993-03-15|1994-09-22|Toshiba Corp|Semiconductor memory device|
    US5306659A|1993-03-29|1994-04-26|International Business Machines Corporation|Reach-through isolation etching method for silicon-on-insulator devices|
    US5438009A|1993-04-02|1995-08-01|United Microelectronics Corporation|Method of fabrication of MOSFET device with buried bit line|
    US5616934A|1993-05-12|1997-04-01|Micron Technology, Inc.|Fully planarized thin film transistor and process to fabricate same|
    JPH07130871A|1993-06-28|1995-05-19|Toshiba Corp|Semiconductor memory device|
    US5396452A|1993-07-02|1995-03-07|Wahlstrom; Sven E.|Dynamic random access memory|
    US5392245A|1993-08-13|1995-02-21|Micron Technology, Inc.|Redundancy elements using thin film transistors |
    JP2605594B2|1993-09-03|1997-04-30|日本電気株式会社|Method for manufacturing semiconductor device|
    GB9319070D0|1993-09-15|1993-11-03|Ncr Int Inc|Stencil having improved wear-resistance and quality consistency and method of manufacturing the same|
    US5382540A|1993-09-20|1995-01-17|Motorola, Inc.|Process for forming an electrically programmable read-only memory cell|
    KR0141218B1|1993-11-24|1998-07-15|윤종용|Fabrication method of semkonductor device|
    DE4340967C1|1993-12-01|1994-10-27|Siemens Ag|Method for producing an integrated circuit arrangement having at least one MOS transistor|
    US5393704A|1993-12-13|1995-02-28|United Microelectronics Corporation|Self-aligned trenched contact process|
    US5362665A|1994-02-14|1994-11-08|Industrial Technology Research Institute|Method of making vertical DRAM cross point memory cell|
    US5492853A|1994-03-11|1996-02-20|Micron Semiconductor, Inc.|Method of forming a contact using a trench and an insulation layer during the formation of a semiconductor device|
    US5451889A|1994-03-14|1995-09-19|Motorola, Inc.|CMOS output driver which can tolerate an output voltage greater than the supply voltage without latchup or increased leakage current|
    KR960016773B1|1994-03-28|1996-12-20|Samsung Electronics Co Ltd|Buried bit line and cylindrical gate cell and forming method thereof|
    JP3282915B2|1994-03-31|2002-05-20|富士通株式会社|DC / DC converter and method of controlling back gate voltage of NMOS transistor|
    US5414287A|1994-04-25|1995-05-09|United Microelectronics Corporation|Process for high density split-gate memory cell for flash or EPROM|
    US5422296A|1994-04-25|1995-06-06|Motorola, Inc.|Process for forming a static-random-access memory cell|
    US5460988A|1994-04-25|1995-10-24|United Microelectronics Corporation|Process for high density flash EPROM cell|
    US5495441A|1994-05-18|1996-02-27|United Microelectronics Corporation|Split-gate flash memory cell|
    JP3745392B2|1994-05-26|2006-02-15|株式会社ルネサステクノロジ|Semiconductor device|
    US5432739A|1994-06-17|1995-07-11|Philips Electronics North America Corporation|Non-volatile sidewall memory cell method of fabricating same|
    US5440158A|1994-07-05|1995-08-08|Taiwan Semiconductor Manufacturing Company Ltd.|Electrically programmable memory device with improved dual floating gates|
    JP3325396B2|1994-08-19|2002-09-17|株式会社東芝|Semiconductor integrated circuit|
    US5705415A|1994-10-04|1998-01-06|Motorola, Inc.|Process for forming an electrically programmable read-only memory cell|
    US5593912A|1994-10-06|1997-01-14|International Business Machines Corporation|SOI trench DRAM cell for 256 MB DRAM and beyond|
    US5508542A|1994-10-28|1996-04-16|International Business Machines Corporation|Porous silicon trench and capacitor structures|
    US5581101A|1995-01-03|1996-12-03|International Business Machines Corporation|FET and/or bipolar devices formed in thin vertical silicon on insulator structures|
    JP3549602B2|1995-01-12|2004-08-04|株式会社ルネサステクノロジ|Semiconductor storage device|
    US5753947A|1995-01-20|1998-05-19|Micron Technology, Inc.|Very high-density DRAM cell structure and method for fabricating it|
    US5497017A|1995-01-26|1996-03-05|Micron Technology, Inc.|Dynamic random access memory array having a cross-point layout, tungsten digit lines buried in the substrate, and vertical access transistors|
    JP2720816B2|1995-03-31|1998-03-04|日本電気株式会社|BiMOS integrated circuit|
    JPH08274612A|1995-03-31|1996-10-18|Nec Corp|Semiconductor device|
    US5641691A|1995-04-03|1997-06-24|The United States Of America As Represented By The Secretary Of The Navy|Method for fabricating complementary vertical bipolar junction transistors in silicon-on-sapphire|
    US6433382B1|1995-04-06|2002-08-13|Motorola, Inc.|Split-gate vertically oriented EEPROM device and process|
    US5528173A|1995-05-10|1996-06-18|Micron Technology, Inc.|Low power, high speed level shifter|
    KR0165398B1|1995-05-26|1998-12-15|윤종용|Vertical transistor manufacturing method|
    US5508219A|1995-06-05|1996-04-16|International Business Machines Corporation|SOI DRAM with field-shield isolation and body contact|
    US5576238A|1995-06-15|1996-11-19|United Microelectronics Corporation|Process for fabricating static random access memory having stacked transistors|
    US5920088A|1995-06-16|1999-07-06|Interuniversitair Micro-Electronica Centrum |Vertical MISFET devices|
    US5627097A|1995-07-03|1997-05-06|Motorola, Inc.|Method for making CMOS device having reduced parasitic capacitance|
    JP2937817B2|1995-08-01|1999-08-23|松下電子工業株式会社|Method of forming oxide film on semiconductor substrate surface and method of manufacturing MOS semiconductor device|
    US5879971A|1995-09-28|1999-03-09|Motorola Inc.|Trench random access memory cell and method of formation|
    JP3457106B2|1995-10-13|2003-10-14|ローム株式会社|Switching semiconductor element, programmable functional device, and method of operating programmable functional device|
    US5640342A|1995-11-20|1997-06-17|Micron Technology, Inc.|Structure for cross coupled thin film transistors and static random access memory cell|
    US5801413A|1995-12-19|1998-09-01|Micron Technology, Inc.|Container-shaped bottom electrode for integrated circuit capacitor with partially rugged surface|
    US5637898A|1995-12-22|1997-06-10|North Carolina State University|Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance|
    US5827765A|1996-02-22|1998-10-27|Siemens Aktiengesellschaft|Buried-strap formation in a dram trench capacitor|
    US5640350A|1996-05-01|1997-06-17|Iga; Adam Sempa|Multi-bit dynamic random access memory cell storage|
    US5760434A|1996-05-07|1998-06-02|Micron Technology, Inc.|Increased interior volume for integrated memory cell|
    US5818084A|1996-05-15|1998-10-06|Siliconix Incorporated|Pseudo-Schottky diode|
    US5998263A|1996-05-16|1999-12-07|Altera Corporation|High-density nonvolatile memory cell|
    US5719409A|1996-06-06|1998-02-17|Cree Research, Inc.|Silicon carbide metal-insulator semiconductor field effect transistor|
    US5674769A|1996-06-14|1997-10-07|Siemens Aktiengesellschaft|Process for forming deep trench DRAMs with sub-groundrule gates|
    US5691230A|1996-09-04|1997-11-25|Micron Technology, Inc.|Technique for producing small islands of silicon on insulator|
    US5821796A|1996-09-23|1998-10-13|Texas Instruments Incorporated|Circuitry for providing a high impedance state when powering down a single port node|
    US5946472A|1996-10-31|1999-08-31|International Business Machines Corporation|Apparatus and method for performing behavioral modeling in hardware emulation and simulation environments|
    US5990509A|1997-01-22|1999-11-23|International Business Machines Corporation|2F-square memory cell for gigabit memory applications|
    US5874760A|1997-01-22|1999-02-23|International Business Machines Corporation|4F-square memory cell having vertical floating-gate transistors with self-aligned shallow trench isolation|
    US5852375A|1997-02-07|1998-12-22|Silicon Systems Research Limited|5v tolerant I/O circuit|
    US6016268A|1997-02-18|2000-01-18|Richard Mann|Three transistor multi-state dynamic memory cell for embedded CMOS logic applications|
    US5877061A|1997-02-25|1999-03-02|International Business Machines Corporation|Methods for roughening and volume expansion of trench sidewalls to form high capacitance trench cell for high density dram applications|
    US5933717A|1997-03-04|1999-08-03|Advanced Micro Devices, Inc.|Vertical transistor interconnect structure and fabrication method thereof|
    US5864158A|1997-04-04|1999-01-26|Advanced Micro Devices, Inc.|Trench-gated vertical CMOS device|
    US5981995A|1997-06-13|1999-11-09|Advanced Micro Devices, Inc.|Static random access memory cell having buried sidewall transistors, buried bit lines, and buried vdd and vss nodes|
    US5832418A|1997-06-23|1998-11-03|Micron Electronics|Apparatus for testing a controller with random contraints|
    US6072209A|1997-07-08|2000-06-06|Micro Technology, Inc.|Four F2 folded bit line DRAM cell structure having buried bit and word lines|
    US5973356A|1997-07-08|1999-10-26|Micron Technology, Inc.|Ultra high density flash memory|
    US5909618A|1997-07-08|1999-06-01|Micron Technology, Inc.|Method of making memory cell with vertical transistor and buried word and body lines|
    US5936274A|1997-07-08|1999-08-10|Micron Technology, Inc.|High density flash memory|
    US6150687A|1997-07-08|2000-11-21|Micron Technology, Inc.|Memory cell having a vertical transistor with buried source/drain and dual gates|
    US5973352A|1997-08-20|1999-10-26|Micron Technology, Inc.|Ultra high density flash memory having vertically stacked devices|
    US5909400A|1997-08-22|1999-06-01|International Business Machines Corporation|Three device BICMOS gain cell|
    EP0899790A3|1997-08-27|2006-02-08|Infineon Technologies AG|DRAM cell array and method of producing the same|
    US6066869A|1997-10-06|2000-05-23|Micron Technology, Inc.|Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor|
    US6528837B2|1997-10-06|2003-03-04|Micron Technology, Inc.|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US5914511A|1997-10-06|1999-06-22|Micron Technology, Inc.|Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts|
    US5907170A|1997-10-06|1999-05-25|Micron Technology, Inc.|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US6255708B1|1997-10-10|2001-07-03|Rengarajan Sudharsanan|Semiconductor P-I-N detector|
    US5872032A|1997-11-03|1999-02-16|Vanguard International Semiconductor Corporation|Fabrication method for a DRAM cell with bipolar charge amplification|
    US6181196B1|1997-12-18|2001-01-30|Texas Instruments Incorporated|Accurate bandgap circuit for a CMOS process without NPN devices|
    US6100123A|1998-01-20|2000-08-08|International Business Machines Corporation|Pillar CMOS structure|
    US6025225A|1998-01-22|2000-02-15|Micron Technology, Inc.|Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same|
    US5963469A|1998-02-24|1999-10-05|Micron Technology, Inc.|Vertical bipolar read access for low voltage memory cell|
    US6242775B1|1998-02-24|2001-06-05|Micron Technology, Inc.|Circuits and methods using vertical complementary transistors|
    US5991225A|1998-02-27|1999-11-23|Micron Technology, Inc.|Programmable memory address decode array with vertical transistors|
    US6043527A|1998-04-14|2000-03-28|Micron Technology, Inc.|Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device|
    US6026019A|1998-06-19|2000-02-15|International Business Machines Corporation|Two square NVRAM cell|
    US6208164B1|1998-08-04|2001-03-27|Micron Technology, Inc.|Programmable logic array with vertical transistors|
    US6134175A|1998-08-04|2000-10-17|Micron Technology, Inc.|Memory address decode array with vertical transistors|
    US6181121B1|1999-03-04|2001-01-30|Cypress Semiconductor Corp.|Low supply voltage BICMOS self-biased bandgap reference using a current summing architecture|
    US6172535B1|1999-11-04|2001-01-09|Analog Devices, Inc.|High-speed analog comparator structures and methods|
    US6121084A|2000-01-27|2000-09-19|Micron Technology, Inc.|Semiconductor processing methods of forming hemispherical grain polysilicon layers, methods of forming capacitors, and capacitors|
    US6323719B1|2000-05-08|2001-11-27|National Science Council|Pseudo bipolar junction transistor|
    JP5226661B2|2006-04-06|2013-07-03|ターロファーマシューティカルズノースアメリカインコーポレイテッド|Novel spill-resistant formulation containing hydrocolloid polymer|US6150687A|1997-07-08|2000-11-21|Micron Technology, Inc.|Memory cell having a vertical transistor with buried source/drain and dual gates|
    US5973356A|1997-07-08|1999-10-26|Micron Technology, Inc.|Ultra high density flash memory|
    US5907170A|1997-10-06|1999-05-25|Micron Technology, Inc.|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US6066869A|1997-10-06|2000-05-23|Micron Technology, Inc.|Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor|
    US6528837B2|1997-10-06|2003-03-04|Micron Technology, Inc.|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US6025225A|1998-01-22|2000-02-15|Micron Technology, Inc.|Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same|
    US6242775B1|1998-02-24|2001-06-05|Micron Technology, Inc.|Circuits and methods using vertical complementary transistors|
    US6246083B1|1998-02-24|2001-06-12|Micron Technology, Inc.|Vertical gain cell and array for a dynamic random access memory|
    US6097242A|1998-02-26|2000-08-01|Micron Technology, Inc.|Threshold voltage compensation circuits for low voltage and low power CMOS integrated circuits|
    US6124729A|1998-02-27|2000-09-26|Micron Technology, Inc.|Field programmable logic arrays with vertical transistors|
    US6134175A|1998-08-04|2000-10-17|Micron Technology, Inc.|Memory address decode array with vertical transistors|
    US6208164B1|1998-08-04|2001-03-27|Micron Technology, Inc.|Programmable logic array with vertical transistors|
    US7388289B1|1999-09-02|2008-06-17|Micron Technology, Inc.|Local multilayered metallization|
    US6721221B2|2001-06-08|2004-04-13|Micron Technology, Inc.|Sense amplifier and architecture for open digit arrays|
    DE10155023B4|2001-11-05|2008-11-06|Qimonda Ag|Line arrangement for bit lines for contacting at least one memory cell and method for producing a line arrangement for bit lines|
    KR100422412B1|2001-12-20|2004-03-11|동부전자 주식회사|Cylindrical type transistor having vertical silicon-on-insulator structure and fabrication method thereof|
    DE10230715B4|2002-07-08|2006-12-21|Infineon Technologies Ag|Method for producing a vertical transistor|
    KR100947564B1|2002-12-28|2010-03-15|매그나칩 반도체 유한회사|Method for manufacturing ultra low coupling noise moscap dram cell|
    US6806535B2|2003-01-22|2004-10-19|Macronix International Co., Ltd.|Non-volatile memory and fabricating method thereof|
    US20050110066A1|2003-11-24|2005-05-26|Nanya Technology Corporation|Deep trench structure and memory device having the same|
    US7473596B2|2003-12-19|2009-01-06|Micron Technology, Inc.|Methods of forming memory cells|
    US7518182B2|2004-07-20|2009-04-14|Micron Technology, Inc.|DRAM layout with vertical FETs and method of formation|
    US7247570B2|2004-08-19|2007-07-24|Micron Technology, Inc.|Silicon pillars for vertical transistors|
    US7285812B2|2004-09-02|2007-10-23|Micron Technology, Inc.|Vertical transistors|
    US7199419B2|2004-12-13|2007-04-03|Micron Technology, Inc.|Memory structure for reduced floating body effect|
    KR100672673B1|2004-12-29|2007-01-24|동부일렉트로닉스 주식회사|Structure for Capacitor and Fabricating Method Thereof|
    US7229895B2|2005-01-14|2007-06-12|Micron Technology, Inc|Memory array buried digit line|
    US20060175659A1|2005-02-07|2006-08-10|International Business Machines Corporation|A cmos structure for body ties in ultra-thin soisubstrates|
    US7371627B1|2005-05-13|2008-05-13|Micron Technology, Inc.|Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines|
    US7120046B1|2005-05-13|2006-10-10|Micron Technology, Inc.|Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines|
    US7888721B2|2005-07-06|2011-02-15|Micron Technology, Inc.|Surround gate access transistors with grown ultra-thin bodies|
    US7768051B2|2005-07-25|2010-08-03|Micron Technology, Inc.|DRAM including a vertical surround gate transistor|
    US7696567B2|2005-08-31|2010-04-13|Micron Technology, Inc|Semiconductor memory device|
    US7875529B2|2007-10-05|2011-01-25|Micron Technology, Inc.|Semiconductor devices|
    KR100908819B1|2007-11-02|2009-07-21|주식회사 하이닉스반도체|Semiconductor device with vertical channel transistor and manufacturing method thereof|
    US7927938B2|2007-11-19|2011-04-19|Micron Technology, Inc.|Fin-JFET|
    US20090154215A1|2007-12-14|2009-06-18|Spansion Llc|Reducing noise and disturbance between memory storage elements using angled wordlines|
    KR100958810B1|2008-04-04|2010-05-24|주식회사 하이닉스반도체|Method for fabricating semiconductor device|
    US8242549B2|2009-02-17|2012-08-14|International Business Machines Corporation|Dynamic random access memory cell including an asymmetric transistor and a columnar capacitor|
    TWI415247B|2010-12-15|2013-11-11|Powerchip Technology Corp|Dynamic random access memory cell and array having vertical channel transistor|
    US20120161215A1|2010-12-22|2012-06-28|Nick Lindert|Rectangular capacitors for dynamic random access memoryand dual-pass lithography methods to form the same|
    US9401363B2|2011-08-23|2016-07-26|Micron Technology, Inc.|Vertical transistor devices, memory arrays, and methods of forming vertical transistor devices|
    法律状态:
    2007-02-02| FPAY| Fee payment|Year of fee payment: 4 |
    2011-01-26| FPAY| Fee payment|Year of fee payment: 8 |
    2015-04-03| REMI| Maintenance fee reminder mailed|
    2015-08-26| LAPS| Lapse for failure to pay maintenance fees|
    2015-09-21| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2015-10-13| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20150826 |
    优先权:
    申请号 | 申请日 | 专利标题
    US08/944,890|US6528837B2|1997-10-06|1997-10-06|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US09/143,606|US6156604A|1997-10-06|1998-08-31|Method for making an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    US09/730,245|US6610566B2|1997-10-06|2000-12-05|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|US09/730,245| US6610566B2|1997-10-06|2000-12-05|Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor|
    [返回顶部]